Investigation of new concepts of adaptive devices  Quarterly technical report, 15 Jun. - 14 Sep. 1967 by Lincoln, A. J. et al.
General Disclaimer 
One or more of the Following Statements may affect this Document 
 
 This document has been reproduced from the best copy furnished by the 
organizational source. It is being released in the interest of making available as 
much information as possible. 
 
 This document may contain data, which exceeds the sheet parameters. It was 
furnished in this condition by the organizational source and is the best copy 
available. 
 
 This document may contain tone-on-tone or color graphs, charts and/or pictures, 
which have been reproduced in black and white. 
 
 This document is paginated as submitted by the original source. 
 
 Portions of this document are not fully legible due to the historical nature of some 
of the material. However, it is the best reproduction available from the original 
submission. 
 
 
 
 
 
 
 
Produced by the NASA Center for Aerospace Information (CASI) 
https://ntrs.nasa.gov/search.jsp?R=19690031013 2020-03-12T04:29:50+00:00Z
Gym ^ ^ "? `^ yr
0
r
t
i
S	 R R
s	 N .9 AA4 2
=	 IACCEff10	 UTAfER	 ITMRU)
O
1^nj^- IPAOECI
	 MODE)
h4.
IN0- CR OR 9 6	 ^RI	 ICAT[OORTI O
C
^9 .^_ yo 9zy
irii
t
i
i
i
i
SRRC-CR-67-62
December 1967
FIRST QUARTERLY TECHNICAL REPORT
INVESTIGATION OF NEW CONCEPTS OF ADAPTIVE DEVICES
Contract. No, NAS 12-570
Period Covered: 15 June 1967-14 September 1967
H. A. R. Wegener, A. J. Lincoln, H. C. Pao
Sperry Rand Research Center„ Sudbury, Massachusetts
praleQ' LA r	 r	 +
I^	 {
g^, * ^Glassachuse..Ls^	 =-
'.	
--
_
.........--
S; 3 ERRY  R 	 CENTER
SUDBURY, MASSACHUSETTS
The SPERRY RAND Corporation
TABLE OF CONTENTS
Section	 Page
	
I	 INTRODUCTION	 1
	
II	 EXPERIMENTAL RESULTS	 3
	
III	 THEORY OF MEMORY DEVICE	 a
	
IV	 FUTURE WORK	 24
111111I11
,..I
I
- i -
LIST OF ILLUSTRATIONS
Following
Fi ure Pate
1 (a)	 Memory cell used in inverter configuration, 1
(b)	 Idealized drain current vs gate voltage
characteristics of memory cell. 1
2 (a)	 Threshold voltage VT of MNS-VTT as a function
of positive pulse amplitude and length. 3
(b)	 Threshold voltage VT of MNS-VTT as a function
of negative pulse amplitude and length. 3
3 Threshold voltage VT of MNS-VTT as a function of
the number of positive pulses of +50 V amplitude
and 1 msec length. 3
4 Saturated values of flatband voltage as a function
of applied voltage. 3
5 An oscilloscope trace of:	 (a) the current pulse
which represents the charge going into storage plus
the displacement current,	 (b) the current pulse
describing the displacement current alone, and (c)
the incoming voltage pulse. 4
6 The amplitude of the conduction current into the
dielectric. 5
7 Typical storage-life test results. 5
8 Decay of stored charge at 1500C. 6
9 Step-etch results for capacitors. 6
10 Shift in flatband voltage for capacitor structure as
a function of oxygen concentration in silicon nitride. 8
11 Effect of silicon oxide layer thickness on flatband
voltage shift. 8
- ii -
LIST OF ILLUSTRATIONS (Cont.)
Following
Figure	 Page
12	 Structure of memory capacitor. 	 8
13	 Initial field distribution in memory capacitor. 	 9
14	 Effect of the polarity of the applied voltage and
the relative magnitude of j l with respect to j
a
on the polarity of the charge sheet, 	 9
15	 Steady-state field distribution in memory capacitor.	 12
16	 Potential drops across RCMI2I1S circuit.	 15
17	 Plot of idealized current density vs field for
dielectrics I 1 and I	 24
a
111
1
I11
I
- iii -
I. INTRODUCTION
This report deals with a new type of device that has both.
adaptive.and memory characteristics. It has the structure of a typical
silicon planar p-channel enhancement insulated-gate field-effect transistor
(IGFET). The mode of its operation is illustrated in Fig. 1, which shows
the memory cell as an inverter and its output current as a function of
applied gate voltage. Information is stored by setting the threshold voltage
(VT ) of the IGFET to a high (VTH ) or a low (VTL ) value. Interrogation is
accomplished by applying a gate voltage intermediate to the threshold voltage
extremes. A current I D
 will flow between source and drain if the recorded
threshold voltage is less negative than the interrogating gate voltage (VI);
none will flow if the recorded threshold voltage is more negative. A high
(negative) threshold voltage is written by applying a pulse of -50 V for a
duration of 1 msec or less between gate and substrate. A low threshold
voltage is similarly cbtained with a positive 50 V pulse., The, persistence
of stored information has been demonstrated for periods of at least several
months.
The operational feature that makes this IGFET an adaptive device
is theossibility of making the threshold voltage larger or smaller in aP	 9	 9
reproducible manner. Once the threshold voltage has been set to a pre-
determined value, it operates very much like a fixed-threshold IGFET.
I Thus, all the relationships of device parameters (e.g.,*trans-
conductance, etc.) to device geometry are valid. As indicated in Fig. 1,
	 i
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FIG. 1 (a) Memory cell used in inverter configuration.
(b) Idealized drain current vs. gate voltage characteristics
of memory cell for low threshold voltage VTL and high
threshold voltage VTH . VI is the interrogation voltage
applied to the gate to determine the state of the memory
cell.
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therefore determined by the f  of the device and the interrogation circuit
configuration. Given the limits of device geometry, which are determined by
manufacturing technology, the read-out speed depends on the circuitry employed.
The property of the device that is entirely new is its information storage
capability. The phenomena relating to this property are the area of investiga-
tion covered by the reported work.
The switching characteristic, which is meant to be the relation-
ship of the induced threshold voltage changes with the sign and amplitude
of the applied voltage, is summarized in a short section. Work done since
the beginning of this contract has not indicated any changes in the general
character of these initial results. However, the data on temperature de-
pendence of the switching characteristic are new.
Much work has been done on the measurement of write-in time.
Methods of recording the current transient giving rise to the writing-in
phenomenon have been established. Transient times ranging from 10 msec to
1 µsec were recorded, depending both on device structure and circuit parameters.
Initial data on the persistence of the information indicated a
storage time of the order of 10 to 102 days. Now the change of the stored
voltage with time and temperature has been studied in more detail. The re-
sults indicate a storage time of the order of a few months at room tempera-
ture, and of about a month at a temperature of 175°C.
More insight in the device physics was obtained from step-etch
experiments which located the stored charges within 100 A of the device
interface. The mechanism of rapid.charge transfer undoubtedly involves
tunneling, as has been indicated by another set of experiments. Finally,
it was determined that both the nature of the nitride composition and the
oxide layer thickness affected the device characteristics.
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The greatest advance has been made in the theoretical understanding
of the device. This is based on the existence of two coplanar regions having
mutually independent conductance laws. With the help of Poisson's equation
and the condition of current continuity, all device characteristics can be
derived. Since the stored quantity consists of charges in the dielectric of
the gate of the IGFET, the switching characteristic deals with the amount of
charge stored. The study of write-in time is concerned with a determina-
tion of the rate of charge transfer. The persistence of information really
depends on how long the charges are stored. The theoretical work ties all of
these threads together in a model of the movement of charges in a solid
state device as a function of applied voltage and the physical and geo-
metrical parameters of the device. The model agrees with the experimental
data in a qualitative way and awaits detailed measurements for complete con-
firmation. The work during the next period will be concentrated on the de-
sign and performance of experiments that permit an evaluation of the pro-
posed theory.
II. EXPERIMENTAL RESULTS
A. Switching Characteristics
The threshold voltage of the memory device is changed by the
application of a voltage pulse between its gate and substrate. The relation-
ship between the amplitude of the applied voltage pulse, the width of the
pulse, and the threshold voltage induced by that pulse is indicated in
Figs. 2(a) and (b).
The curves in Fig. 2(a) were obtained by setting the device to a
low threshold voltage by a positive pulse of 50 V. This was followed b y a
- 3 -
E
5	 10	 13	 20	 25	 30	 35	 40	 45	 50
POSITIVE PULSE AMPLITUDE (volts)
5	 to	 Is	 20	 25	 30	 35	 40	 45	 50
NEGATIVE PULSE AMPLITUDE (volts)
FIG. 2 (a) Threshold voltage VT
 of MNS-VrT as a function of positive
pulse amplitude and length.
(b) Threshold voltage Yf
 of MNS-VTT as a function of negative
pulse amplitude and length.
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FIG, 3 Threshold voltage VT
 of MNS-WT as a function of the number of
positive pulses of +50 V amplitude and 1 msec length,
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negative pulse of desired amplitude and width. The threshold voltage ob-
tained from this negative pulse was recorded. Then a 50 V positive pulse
was again applied to the gate, followed again by a negative pulse of
another width or amplitude. In this way, all the points in Fig. 2(a)
were obtained. Those in Fig. 2(b) were derived in an analogous manner,
except that the signs of the alternating pulses were reversed.
It is clear that the amount of shift depend$ both on the amplitude
and the width of the pulse. There is, however, a saturation pulse width
beyond which no further increase in threshold voltage occurs for a given
pulse amplitude. This saturation effect is typified by Fig. 3. A plot of
the saturation voltage vs both positive and negative applied voltage is
shown in Fig. 4. The curve was obtained by applying a do voltage across
r	 t^	 Tthe device, fo  as long as ten minutes, so that s^ gy ration was achieved. 	 he
most noteworthy feature of this curve is the fact that there is a minimum
absolute voltage below which no shift in threshold voltage occurs in either
direction.	 As long as this minimum voltage is larger than the interrogation
voltage used to determine the content of the storage element, the process of
interrogation will not change the information stored in the transistor.	 This
	
is a necessary requirement for a nondestructive read-out	 (NDRO) device.
An interesting temperature dependepce of the amount of threshold
voltage shift was found.	 First, between 25 0C and 1000C no temperature de-
pendence was observed at all.	 Above this temperature,	 low pulse amplitudes
(50-70 V) resulted in an increase in the amount of shift with increasing
temperatures. For pulse amplitudes between 70 and 80 V, little change with
increasing temperature occurred. For pulse amplitudes above 80 V, the threshold
voltage change actually decreased with temperature, increasing above 1000C.
f
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FIG, 5 An oscilloscope trace of:	 (a) the current pulse which represents
the charge going into storage plus the displacement current, (b)
+	 the current pulse described the displacement current alone, and
(c) the incoming voltage pulse,
l
I7
All AV vs 0  curves appear to approach a common value near 300 0C. The	 =
T
explanation of this behavior requires the assumption of a charge transfer
mechanism that is dependent on temperature.
B. Write-in Time
Simple electrostatics require that the change in threshold voltage
induced in the transistor must have resulted from the injection of charges
into the dielectric. An increase in the (negative) threshold voltage must
be due to a buildup of positive charges, and a decrease in the (negative)
threshold voltage must be due to a loss of positive charges. These-charges
then must be transported.by a transient current that goes to zero as the in-
duced threshold voltage reaches its saturation value.
Our initial attempts to record this current on transistors met
with difficulty, since the currents were too small to give sufficiently
accurate results.
	
However, capacitor structures similarly fabricated, with
areas fifteen times larger than the transistor gates, permitted definitive
values to be recorded.	 An example is given in Fig. 5. In this oscilloscope
trace, the horizontal scale is in units of 1 µsec per division. The large
'trapezoid is the trace of the applied voltage pulse. Its amplitude is -100 V
to produce a readily measurable current.
The two other traces are transient currents, at a scale of 50 µA
per division. They were recorded across a resistor in series with the device.
The larger amplitude transient resulted when the device was pulsed once after
it had been set to a low threshold voltage. The smaller transient resulted
when the device was pulsed a second time with the same voltage value as the
first pulse. Further pulsing resulted in repeated tracings of the lower
amplitude transients. The first and larger current transient arises from
1
t	 5-
5^L A / sq.
50 kL sec /sq.
FIG. h The difference hetween trace A and trace B is the amplitude of the
conduction current into the dielectric.
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FIG. 7 Typical storage-life test results for a positively shifted
capacitor and n negatively shifted capacitor.
the sum of the currents that transport the charges into the dielectric,
and the displacement current charging up the device capacitance. The second
current transient is due to the displacement current alone.
It is clear from the trace that, for this structure, all charge
storage occurred during the time interval when the displacement current was
quite large. For the results shown in Fig. 5, the saturation write-in time
was about 7 µsec. Since the displacement current is determined only by the
t series resistancecapacitance of the structure and its 	 , the write-in time
of a configuration should really depend only on the series resistance in the
writing circuit. In a further experiment the values of such resistors were
changed from 1M nto 100 ko,and then to 10 kCl resistors, and the predicted de-
pendence on the AC constant was confirmed. With some nitride structures,
write-in times of the order of 1 µsec were observed. Other structures, made
by a different fabrication process, showed very much longer write-in times.
A typical example is given in Fig. b. Here the difference between the first
and the second pulse is very small, indicating a small current carrying charge
into the dielectric. Very fast and very slow write-in's are discussed in more
detail in section III.
C. Persistence of Stored Information
The storage life of the information is a parameter of considerable
importance, since it determines the types of application which are possible.
Initial tests on transistors were carried out over periods of the order of
esvoltslow threshold
 andh	 -200 hours, The transistors were shifted to hi g 	 g
and then stored at room temperature and at 125°C, both with zero bias and -5 V
bias during storage. All transistors exhibited a small change in threshold
voltage, ranging between 0.1 and 1 V, over the first two hours. For the re-
mainder of the test period the changes were essentially negligible. Another
-6-
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FIG. 8 Decay of stored charge at 1500 C; vi	 16 V.
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FIG. 9 The step-etch results for the capacitors: (1) subjected t:.,
positive pulses prior to test, (2) not subjected to pulses,
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early test involving four transistors under constant interrogation indicated
no important change in the stored information after a period of three months.
Since these early measurements charge decay has been studied in
more detail.	 An example of a typical experiment is given in Fig. 7.	 The
study was carried out with two identical capacitors that had been shifted to
+21 V and -43 V flatband voltages by the application of 140 V, 1 msec pulses
with the correct polarity.	 Their original threshold voltage was -10 V.
rThese capacitors were observed over a pe iod of a month 	 The curves in
Fig. 7 exhibit an initial rapid decay that progressively slows down. 	 At
present the decay law is,not known,but it is convenient to use a log-log
display of the data.	 Extrapolating from these data indicates that it would
take about a year for one-half of either a positive or a negative charge to
r	 ow estimate	 since the decay is undoubted)decay.	 This is p obably a 1	 y	 Y
field dependent.	 At the lower charge densities, corresponding to lower
threshold voltages, the fields due to the charges will be lower and decay
should proceed at a slower rate.
The effect of temperature is indicated in Fig. 8, It indicates
that at sufficiently
	 Pelevated temperatures there is an increase in the decay
rate of capacitors simi lar to those used in Fig. 7. If a relationship be-
tween time constants of charge decay is assumed to have the form T - To
exp(ecpt/kT), then Figs. 7 and 8 permit a calculation of the trap depth tpt.
The value found is 0.25 eV.
D. Experiments of a Basic Nature
It is clear that it is charges stored in the dielectric which
are giving rise to changes in threshold voltage.in the memory device. The
-exact location of these charges is of some importance to both understanding
- 7 -
the device and in controlling its fabrication. In order to determine 	 -
this parameter, MIS structures were made and shifted to high negative and
positive flatband voltages. The metal plates were then removed and the in-
sulator was removed in small increments by etching. After each removal the
flatband voltage of the structure was measured with a mercury probe. In
this way, a relationship between flatband voltage and insulator structure	 -
was established. From both sets of values, the surface charge density in
the dielectric was calculated and plotted as a function of insulator thick-
ness. The data in Fig. 9 indicate that down to about 100 A, the smallest
thickness that could be estimated, there was no discernible change in sur-
face charge density. The charges were therefore located within 100 A of the
insulator-silicon interface.
In order to gather information on the mechanism of charge trans-
fer, the transient current produced during the pulse that changed the flat-
band voltage of a capacitor was recorded as a function_ of temperature of
that capacitor. Table 1 shows the results, which indicate that the charge
transfer mechanism is independent of temperature at least between 25°C and
100°C. This suggesXs a mechanism involving either tunneling of conduction 	 -_
electrons through a barrier or tunneling of electrons from isolated states
into a conduction band. It is necessary to assume that plectrons are doing
the tunneling from the dielectric into the silicon. The transfer of holes
from silicon into the dielectric appears unimportant, since during the charge
transfer the hole concentration at the dielectric-silicon interface is still
of the order of that of the minority carriers, namely owl0 201101-` or 10a holes/
cma . The temperature independence of the current pulse is further evidence
that the positive charges in the dielectric were formed by electrons leaving
neutral states. The density of neutral states in the dielectric is clearly
- 8 -
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FIG. 11 Effect of silicon oxide layer thickness on flatband voltage
shift in capacitors having 1004 A of oxygen-free silicon nitride
over the oxide layer. Voltage pulse: - 100 Y, 1 cosec.
independent of temperature. In contrast, the density of holes in silicon at
3000C would be much higher than that at 25
0
C. If the positive charges in the
dielectric had been the result of the trapping of holes injected from the sili-
con, the maximum amplitude of the transient current would have been larger at
3000C than at 25
0
C. As described in part A of this section, the magnitude of
the change of the threshold voltage was temperature dependent. Therefore,
there must be several processes at work simultaneously, with only one of
,t
them temperature independent. This will be clarified in section III.
i
TABLE 1
Effect of Temperature on Duration and
Peak Current of Charging Transient
Temperature Transient Time Peak Current
250C 1.2 µsec 2.0 mA
1000C 1.3 µsec 1.9 mA'
1500C 1.2 µsec 1.8 mA
2000C 1.2 µsec 2.0 mA
3000C 1.4 µsec 1.6 mA
Finally, the effect of the macroscopic structure of the dielectric
was investigated in two series of experiments. In the first a number of9	 P	 •
capacitors were formed having a silicon-oxide layer of constant thickness
and a 1000 A thickness of nitride. 	 The concentration of oxygen in the
nitride was varied from 0 to about 30 %. Figure 10 shows a plot of the flat-
band voltage change for a constant pulse amplitude and width as a function of
the oxygen concentration of the silicon nitride.	 It is clear that the amount
of shift is critically dependent on the oxygen concentration.
In the second series of experiments, capacitors which had a varying
thickness of the oxide layer,.but a constant thickness and composition of the
nitride, were studied. Again, a clear-cut correlation with flatband voltage
- 9 -
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FIG. 14 Effect of the polarity of the applied voltage and the relative
magnitude of j 1 with respect to j 2 on the polarity of the
charge sheet built up at the insulator-insulator interface.
j
shif^ per applied pulse can be seen, as displayed in Fig. 11. Evidently
the amount of shift is inversely related to the thickness of the oxide.
III. THEORY OF MEMORY DEVICE
A. Basic Mechanism
The basic structure in which all action takes place is that of an
MIS capacitor. At present, its top electrode is a metal plate and its
bottom electrode is n-type silicon. Its most important feature is the
fact that the insulator consists of two layers with different conductance
properties.
Keeping close to the structure of the present memory element,	 the
thinner region at the silicon interface 	 (region 1) is designated silicon
oxide, and the thicker region at the aluminum interface
	 (region 2) is
designated silicon nitride.	 A one-dimensional sketch of this structure is
given in Fig. 12.	 The current density in region 1, J 	 is controlled byi
the field across region 1, E 1 , according to the conductance law J ,	= f(E1)
appropriate for this insulator.	 The current density in region 2, J a , is con-
trolled by the field across region 2, namely Ea , according to the conductance
law J2 = f(E2 ), appropriate for the insulator in region 2.
When a voltage V
a iis applied across the plates of this MI 1 Sapps
structure,	 the displacement vectors Da
	(across region 2) and Dl (across region
1) are identical.	 The fields are then 4 2 E2 and d l El	in those regions, res-
pectivly, where a is the permittivity of each region. 	 We assume for the pre-
sent that there are no charges in either insulator region, so that the fields
are constant in each.
Region 2 consists of silicon nitride,
	 e2 
= KSiN90, where
KSiN	
6, and region 1 consists of silicon oxide,
	
t l
 = KOxto, where KOx	 4.
- 10 -
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At the instant after application of the do voltage step vappl'
D1	 a
=D or  
1 
C 
1 
=E a e
s ,
	 (A1)
and
tl
Ea = El— = E1 KOx = 2-El	 (A2 )
ea	 SiN
We can therefore describe the initial field across the MI 2 I 1 S capacitor by
Fig. 13. Immediately after this first instant, the fields in each region
will-start conductance; each independently in its region, according to the
fixed J1 = f(E1 ) and J  = f(E2 ) laws. It is clear that, given different
conductance laws and fields, the charges in each region will be transported
at different rates. We will a7sume that transport across the electrode-
insulator interfaces does not affect the conductance laws (i.e. these
electrodes act as ohmic contacts). Since the current densities effecting
charge transport are different in each region, a charge pile-up will occur
at the interface between region 1 and 2. The effects of the sign of the
applied voltage, and the relative levels of the instantaneous currents in
region 1, namely j 1 , and in region 2, namely j a , are sketched in Fig. 14.
Figure 14 (a) provides the labels for the different regions shown.
Figure 14 (b) indicates the effect of a negative voltage on the metal plate
for j l > j a . Since more electrons leave region 1 than are entering it, a
positive charge is left behind at the boundaryp	 g	 Y between the insulators.
Figure 14 (c) depicts the case for j 1 < j a at a negative applied voltage.
Now fewer electrons are leaving region 2 than are entering it, so that a
negative charge is left at the insulator-insulator boundary. Figure 14(d)
shows the condition for a positive applied voltage and j i > j a .	 Fewer
electrons are leaving region 1 than are entering it, again leaving a negative
charge at the insulator -insulator boundary,
	 Fina ll y,	 in Fig.	 4 ey 	 	  1 O the condi-
tion is given for a positive applied voltage and j l < j a .	 Since more electrons
are leaving region 2 than are entering it, a positive charge is left behind.
Thus, depending on the individual conductance laws in each region, positive
` and negative applied voltages can result in both positive and negative
I charge accumulation at the insulator -insulator interface.
Whatever the sign of the charge accumulating at the interface, it
will give rise to a field which opposes that in e^.Istence in the more highly
conducting region. The field due to the accumulating charge will at the
same time add to that in existence in the lowly conducting region. All charge
accumulation will stop hen the effective field across the h i gh conductancep	 g
region has been lowered to such an extent that its current density is equal
to-that passing through the low conductance region, whose field has been in-
creased by accumulated charge. The end point of charge accumulation is there-
fore obtained when the conduction currents across both regions are-equal. The
same model is valid if we have the same insulator I throughout the dielectric
instead of an insulator I l different from I a . But then there must be a thin
region 1 where conduction is controlled by a different mechanism, giving rise
to a current law J 1 = NE ) in a thin region of characteristic thickness xli
having a field El across it. Such a situation would exist when an interface
or barrier controlled current (emission limited) crosses the silicon
-insulator
interface, while the conduction in the insulator is controlled by bulk limited
mechanism J2 = f (Ea ) .
1	 - 12 -
--v	 X
FIG. 15 Steady-state field distribution in memory capacitor.
B. Conductance Laws
Following C. A. Mead, Physical Review 128, 2088-2093 (1962), we can
expect that the conduction current densities in the thick insulator formed
by silicon nitride are bulk controlled. In that case, the current density
,j obtained for an applied field E may be the sum of three current contribu-
tions, i.e.,
JPF + jIFE + J H .	 (B1)
The quantity J PF is the current arising from an internal Schottky emission
(of trapped electrons into the conduction band) known as the Poole-Frenkel
effect and is given b
J PF	 "PFE exp( - e[cpT - (eE/n aoed )^]/kt),	 (B2)
where a is the electronic charge, Apr is the barrier height for the electron
traps, e 	 is the permittivity of free space, e 	 is the dynamic dielectric con-
stant, k is the Boltzmann constant, and T is the absolute temperature.	 The
constant QPF is a function of trap density.
The quantity,j IFE' iS the current arising from internal field
emission of electrons from traps into the conduction band.	 It is essentially
a tunneling effect described by the expression
J IFE = SEa exp (FIFE/E) ,	 (B3)
where S is a function of effective mass and trap density, and EIFE is a
function of effective mass and trap depth.
The current J H arises from the hopping of thermally excited
electrons between isolated states.	 It has an ohmic characteristic, but
- 13 -
is dependent on a thermal activation energy %, i.e.
I j H = 
QHE exp (- ecpH/kT)	 (B4 )
The thin silicon oxide layer may have bulk conduction properties of
the same nature as those described for silicon nitride. In addition, however,
it is probable that tunneling through it occurs
	 Schottky	 s
_	
	 g	 g	 	  emis ion at either
of its interfaces is also a possibility. The exact mechanism therefore is
hardly predictable and depends on its thickness and many factors arising
from the details of its formation process.
C. Steady-State Characteristics
In this section we will examine the effect of an applied voltage
on the-charge accumulated after a steady-state condition has been reached,
that is, when jl (EIf ) = j a (% f ),	 In order to yield a maximum of insight for
a minimum of manipulatiop, it is assumed that the accumulated-charge is spread
over an infinitesimal distance Ax, so that it may be treated as a delta func-
tion distribution.
	 This assumption appears well justified in view of the
fact-that step-etch experiments have established that the stored'charge
must lie within about 100 A of the silicon-insulator interface.
At steady state,,ta 	 the field distribution in the insulator is
given in Fig. 15.	 This is expressed by Poisson's equation
pD=p	 (Cl)
where the displacement vector D = CE, and p = volume charge density in
coulombsdser cubic centimeter.
	 Integration with respect to x yieldsP	 9	 P	 Y	 1
ax	
,-
D2 = D	 +
	 pdx,	 (C2a )
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or
Da = D1 + eNI ,
	
(C2b)
where NI is the sheet charge density in cm -a , and a is the electronic charge
in coulombs (1.6x 10-19 coulombs).
The division of the applied voltage Vappl across the insulator is
given by
I
Vapp 
1 = El xl + Ea (xo - x1 .	 (C3 )
IIn this formulation, the voltage drop across the narrow region ,Ax is
neglected.	 Substituting
c 1 
E1 for Dl , and Ea Ea for Da in (C2b), and 
1 eliminating E	 from (C3) with this form of (C2b) resultG in2
•
A
eN
IV	 = E (` 1 [(Xo - xi + e )xl +	 (xo - x ) .
	
(C4)ap I
p	
l
2 e a	 11
The applied voltage that causes the field E1 at the insulator-silicon
interface to go to zero is called the flatband voltage VFB ,	 i.e.,
V	 when E= V FB = 0. This causes	 (C4) to become
appl	 1
eNI
VFB =	 (xo - x ) .	 (C5)
	
e2	 1
When steady state conditions have been reached, the field at the insulator-
silicon interface has reached a final value Eif, and the flatband voltage
has-reached a final value 
VFBf• 
At steady state, then,
C
	E lf = (Vapp1 - VFBf ) ( e2 ) xo - xl + ( ems )x	 (C6 )
	
1	 1 l
If we now eliminate E1 from Eq. (C3), again using (C2b) expressed in terms
of el El and ea Ea and going through the same manipulations to arrive at Eaf,
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FIG. 16 Potential drops across RCMI211S circuit.
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we find
C2	x	 -E _ ' V	 + V (^) (	 1 ) ' Fl
o
 - x + Ox
a	 appl	 FBf 1 xo -x1 / Fl 	 1	 s 11
Equation (C4) can be simplified to read
Vappl - 
V
min + VFBf'
	 (C8)
where
Vmin - E1 f (x	 + ao - x1	 E x1)  
(Cl ) .
1	 8
The quantity Elf is, of course, the field across region 1 and 
E 
2 is the
field across region 2, at which the density of the conduction current is
equal in both regions, i.e.,
j 1 (Elf ) = j  (Eaf).
The actual value of E l f, and therefore 
ofVFBf, the final value of the
flatband voltage, depends very much on the details of both the j 1 (Ei) and
the j a (E2 ) relationship, aside from the dependence on x 1 , xo , E1 , 6
a , 
and
VaPPl.
An instructive example of the role of these relationships is given
in the last section.
A short postpeript Should be added with respect to real MI2I1S
structures. These have a flatband voltage that is due to the presence of
surface states, ionic charges in the dielectric, and the semiconductor-metal
work function difference, before any charges were introduced into the
r'	 conduc tion. It	 c lea r 	t he	 rdielect ic by  	 is l  that  ionic cha ges will act
much like the injected charges, except that their location is not as
clearly defined. It can be assumed, however, that their effect simply
- 16 -
adds to or subtracts from the induced charges. The effect of the work
function difference is operative regardless of the number of injected charges,
and it generally -is so small that it can be disregarded altogether. Surface
states, however, may alter the whole picture. These states are charges at
the silicon-insulator interface, so that they disturb the field distribution
in region 1 to a great extent. They undoubtedly also affect the conduction
mechanism in region 1 very severely, so that it is important to reduce them
to a level much below that of the charges to be stored in the dielectric.
D. Transient.Conditions
We will start by recalling that the charge density accumulated
at thc. i asiq-&tu^ °- insulator boundary is assumed to be distributed over such
a small distance that it can be considered a delta function distribution.
As the charge accumulates, then, it does not vary with respect to distance,
but only with respect to time. We can therefore write
eNI = Jj I dt.	 (D1)
The most important condition during the time that such a current
j I flows is that of current continuity across both regions l and 2. This is
expressed by
dD	 dD
	
dt +j i	 dt+Ja
	 (D2 )
where j is the total current flowing into and out of the MI2I1S
capacitor electrodes, 
dD1 
and 
dD 
are the displacement currents due to the
dt	 dt
charge build-up across regions 1 and 2, respectively, and j  and j a are
the conduction currents flowing in regions 1 and 2.
1	
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In the exploration of the current vs time relationships that follow,
the functional dependence j I vs EI
 will not be specified; the formulations
' from section II 	 (conductance mechanisms) can be inserted when it becomes
practicable.	 The structure we will consider is an MI a I 1 S capacitor with the
silicon having n-type conductivity. 	 A_resistor will be • placed in series with
it.	 We will,	 for the present, assume that the initial , flatband voltage of
the capacitor is zero. 	 When we apply a negative bias to this capacitor we
f
have the added complication that a . space charge region forms in the reverse-
-biased n-type substrate.	 We will start by allocating potential drops across
the various parts of the circuit indicated in Fig.
	 16.	 We can write
Vappl = 
Vs + Vl + VSE + VR
	(D3)
where V1 = El xl , V	 = Es
 (x	 -
 xi ), and V 	 = i R = j AR, where A is the area ofa	 o
the MI 2 I 1 S capacitor.
We will now derive VSO in terms of El .	 D-vector continuity at
the silicon-insulator interface demands that:'
e
(a)
	
Dl = DSC and ESE = El	 (D4 )
elSi
T	 r(b)	 he space cha ge region in the silicon obeys	 =
Poisson's equation
dESC- eND?
	
dx	 eSi
I
where ND
 is the excess donor density in the silicon substrate.
(c) Integrating, we find
	
w3-N
ESC = e
	
NDdx =	 D w,
ESi J oESi
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where w is the width of the space coarge region.
(d) Integrating again to obtain VSC , we obtain
;w x eN D	eND wa .
VSC	 Jo o esi dx = 2esi
(e) Substituting (c) into (d) to eliminate w, we find
_ eND 	 ES	 a _ ESQ CSi
VSC 2GSi 	 eND	 2eND
a	 2E
1 e1(f ) From (a), VSC	 2eNESi D
To express j in terms of E1 we will make µse of, the continuity
condition, Eq. (D2)., To express E2 in terms of El we also make use of the
continuity equation:
dE2 	 1 -
 
J 2
 +	
dEl	 (D5 )
dt	 E2	 e2 dt + so that
.1	
- 
j 2	 el
E =	 1	 dt +	 E
a	 E2	 e2 1
Now we can express everything in terms of E 1 , except that the dependence
of j
a 
= f(Ea ) results in the fairly cumbersome
	
=	
el	
J1	
J2	 ^j a	 f E El +	 dt
a	 62
0
Going back to Eq. (D3), and expressing everything in terms of E 1 , we find
J - J 2 	 Cl
	
Vapp 
1 = El x  +	 1 
E	
dt + E El (xo - x  ) +
a	 a
- 19 -
dE
+ E1 
(E 1^^ 2E S1 D ) + (i 1 + el dt) AR
	 (D6 )
i
c
t
i^
i
In order to eliminate the integral sign, this equation can be differentiated
with respect to time. This results in a nonlinear, inhomogeneous equation
of second order in E 1 , which up to now could not be solved.
The term containing E1 2 is important only if the total transient
takes less than about 10 msec in capacitors; in transistors even shorter
transients make it unimportant. Any longer time will permit the formation
of an inversion layer at the semiconductor-insulator interface, with the
attendant partial disappearance of the carrier-free space charge region.
For positive applied voltage, the same steps leading to Eq. (DO
are applicable, except that instead of a space charge region,,an accumulation
region forms at the silicon-insulator interface. This means that in (DO the
term containing E1 2
 is again zero. Therefore, for a positive applied voltage:
V	 = E1 X +	 J 1 - J ^ dt + el 	 (X - X1 )
appl	 1	 ^	 Ea 1	 0
dE
+ (j l + el dtl) AR
This equation presents nearly the same difficulties as (DO, and has not
been solved to date.
We can, however, obtain information about the time dependence of
the total transient current j by realizing that it consists of a displace-
ment current that simply charges up the capacitor and a conduction current
that transfers charge into the insulator.
Let us assume first that the conduction current into the insulator
is very high for any given E1; so that as the voltage builds up across the
- 20 -
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(D7)
i
1
IMI
2 1I S capacitor the conduction current into the insulator keeps pace, so
that, instantaneously, the temporary voltage across the capacitor V appl
	
r	 fulfills the condition (C8):
	
^-	 V'	 = V'	 + V'(C8 )
appl	 FBf	 min
The final VFBf will then be reached at once when the MI 2 I 1 S capacitor has been
completely charged. Therefore, the shortest time to build up VFBf is-that
determined by the RC MII
	
time constant.
2 1
For a positive bias, with no space charge region formed in the
silicon, the transient current simply follows the trivial
i = Vanpl exp(- t/RC)
	 (D8)R
tFor a negative bias, the space charge region complicates matters.
We can use Eq.	 (DO, setting currents j 1 and j 2 equal to zero.
	
Then
L
dE1
Vappl = E
1 x1 + (xo - x1 )	 + E1 2	 e 1 2 /2C Si eND 	+ C 1 AR	 dt ......	 (D9)
e 2
Clearly,	 the variables can be separated to form
dE1
V	 - E x' - E1 2 $ 2
t	 + constant	 (D10)
 
a AR
appl
	
1 0  1
e
where xo=	 x1 + 1 (xo - x1),
e2
$2 =	 e 2 /2 , . -	 eN	 ,1	 Si	 D
1
1	
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which can be converted into
	
dEl	
_	
t + constant	 (Dll)
El + B2 E2 - EA 	RC
where
92 = 92 /xp
C = 
cA
1
x'0
E = Va—D .
A	 x0
This can be solved with a standard solution from d table of integrals
and from the condition that E = 0 when t = 0. The solution is
i
	
E = 1	 K(1 + Mexp(- Kt/RC )_ 1	 (D12)1	 2B	 1 - M exp(- Kt/RC)
where
K = WEAB + 1)^
M = (1/K) In l(1 - K)/ (1 + K)I
From this equation, the build-up of other fields or voltages can be derived.
The transient current is of course i = C A d ^— . which results in
i = x  (E 	 1 r I K(1 + M exp(- Kt/RC)	 2 _ 1
	
(D13)
R	 A 4B ^ L 1- M exp (- Kt/RC)	 J
Let us assume now that the current density due to conduction in
the dielectric is very low, so essentially all charge transfer occurs only
i
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when the MI 2 I 1 S capacitor has charged up long ago. In that case, the iR
drop due to the series resistor can be neglected, and we can write
J -J	 e
VapPl = Elxl	
1^	 2 dt + !1 El (xo - x l ) ,	 (D14)2	 2
which can be differentiated with respect to d/dt and rearranged to form
EA
^a xl
fE dE1 / j l (El ) - j 2 (El ) = t/ x - x + el	 (D15)
	1f	 o	 1
for positive bras. For negative bias, similar manipulations result in
E
r A
J	 ^1 + El 1 
,2 /e
Si eNDxo dE 1 / j` 1 ( El ) - j 2 ( E1 )7 = t/	
e2x1
E	
+ C 1	 (D16 )I	 x	 x1f	 L	 J	 o	 1
by setting the last term in (DO equal to zero.
When we apply these equations to a real structure, we have to
consider theresence of a charge already resent in the MI I S structure,
	
P	 9	 Y P	 2 1
which can be expressed as a flatband voltage VF,B . If VFB is negative and
Vappl is negative,,the capacitor will behave as a simple MI 2 I 1 S capacitor
until El is zero; that is, for a short time t' defined by
VFB = V	 [l - exp(t'/RC)].appl
Then depletion sets in, and Eqs. (D67,m* M970,"'Tr OD12) Tpply, with Vappl
in those equations replaced,by V appl 
- VFB'
If 
VFB 
is negative and V	 is positive, both fields add to E;,#a
PP1
and we can replace Vappl in Eqs. ,M), (D8) and (Dll) by (Vappl + VFB).
If 
VFB 
is positive and Vappl is negative, both fields again add to form El.
- 23 -
1
1
1
1
1
1
1
But since we started from a static condition, an inversion layer has already
formed that neutralizes the field due to VFB . Therefore Eqs.	 (DO, (D8),
and (D12) can be used without modifying Vannl• Finally, if VFB is positive
and Vappl is positive, Eqs. (D7), (D8) and (Dll) can be used in replacing
Vappl with (Vappl 
- VFB).
E. Charge Decay
The decrease in an existing charge density can be brought about
by a migration of those charges away from their original site or by the
removal of charges through neutralization by carriers of the opposite sign.
The rate of charge density decrease has the dimensions.of a current density.
There can be two limiting mechanisms that control this rate. Assuming purely
electronic conduction, the first is that the rates of negative charge removal
by conduction away from the trap, or positive charge removal by electron
currents towards the traps,are slower than the rate of thermal activation of
negative charges into the conduction band, or the rate of recombination of
conduction electrons with positively charged traps. For this case, the 	 =_
j I = f(El ) laws should determine the rates of carrier transportation. If,
instead, thermal activation of negative charges and electron-trap recombina-
tion of positive charges are rate-determining, the decay laws will depend
on the respective activation energies and on the density of charged traps.
The effective activation energies would depend on the charged trap density
due to the field set up by the charges, and the recombination rates of the
positive traps would depend on charge density in controlling the density of
electrons available for recombination.
If current transport is the rate limiting step, the whole prob-
lem is really a special aspect of the equations derived in sections 3 and 4.
-24-
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The only difference is that V appl is either zero or, at any rate, below
Vmin' Recalling Eqs. (C6) and (C7) and setting Vappl = 0 we find that
El = - 
VFH t /(X
. - X  + ° x , and	 (E1)
1	 ¢1 11
x	 e
E2 = + VFB 
Ea 
x -l x	 xo - xl 
a 
xl 	(E2)
sl o
	
i	 C  )
Since E is a vector quantity, E1 and E2 must have opposing signs because
they originate from the same charge distribution at x l , but point in oppo-
site directions. This is seen for the case of Vappl = 0 in Eq. (C3):
E 1 x I 
= - E
a (x
o - xi ).	 (E3)
Finally, Poisson's equation is still valid, i.e.
Da = D1 + eN I 	(M)
which, differentiated, yields
dD2 
= 
dDl + e dNl
	 (E5)
dt	 dt	 dt
The rate of charge density change is equal to the sum of the conduction
currents j2 and j if
e dNl= j +j l ,	 (E6)dt	 2
so that
dD	 dD
dt2 - dtl + j 2 + j 	 (E7)
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Substituting (E3) into (E7) and eliminating 
dE
dt2 
results in
x	 ^^
1	
,)I
J dEl /rj 2 ( El ) + j, (El ) ] _ - t/[ sl + C2 X - x1)0
This integral can be solved at least numerically. Since
1
_ 
L	
l ^_
-eNI	
^2 xo - xl + el El'
the decay law calculated in (E8) will give the charge density decay with
the help of (E9) and the flatband voltage decay from (C5).
Considering a decay mechanism that is limited by the rate of
from the ismaterial	 anescape of the charges their traps, we assume again
electronic conductor. Negative trapped charges must escape by themselves
and drift away to result in a reduction of charge density. Positive
trapped charges must be neutralized by electrons with the proper activation
energy. Negative charges in traps would set up a field that would repel
other carrier;. Simultaneously, this field would lower the activation
energy of ,,ne trapped charges much as in the Poole-Frenkel effect.
Intuitively then,
dN
dtI = - k -NI exp [ -e[cpt - (eE/TTe 	 )Y2 ] /kT}	 (E10)
Integration of (E10) will result in an expression of the form:
aN	 a2 N J 2 N f
2t = Const - loyNIy + 1 I 11	 2 •I 21 + 3 • I 3! -
where P and cl are constants.
Positive charges in traps would attract electrons, so that local
charge neutrality would exist. However, since this is a two-particle process,
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(E8 )
(E9)
W
pand since detailed neutrality is assumed, the decay rate would be proportional
to the square of the existing charge density. However, this neutrality would
prevent the operation of a Poole-Frenkel mechanism. Therefore,
dNI+
	- k
+ (A-N +)2 exp ( - eyp /kT) .	 (E12)dt	 I	 t
This equation can be integrated to result in
Kt =	
NI+	
(E13)
A(A - NI+)
where K and A are constants.
It is clear that either rate limiting mechanism may become
important during different periods of the decay of the same accumulated
charge.
F. Summary
In the preceding sections the details of the memory character-
istics of the variable-threshold-voltage IGFET have been explained. They
are based on the elements of an MIS capacitor whose dielectric has two co-
planar regions of different conductivity. This difference may arise from
the fact that there are two different materials, or it may be * , e to two
conduction mechanisms operating in the same material, one at the surface and
one in the bulk. The theoretical model is the same for either structure.
As a matter of fact, in the course of experimentation both have been reali-.-d.
When a voltage is placed across this MI2I i S capacitor, both regions transport
electrons, but at different rates, so that charge accumulation must occur at
the interface.
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This accumulating charge lowers the field across the more highly conducting
region, so that its conduction progressively decreases. Charge accumulation
ceases when the currents in both regions have become equal. The current laws
in thin film insulators all require the existence of traps (see secti,,n III 2),
so , that the storage of the accumulated charge in traps does not require
additional assumptions. The rate of decrease of the stored charge may be
controlled simply by the charge transport mechanisms active in the structure
at the low fields generated by the stored charge.
	 It may also be controlled
by an activation process even slower than
	 -harge leakage.	 In that case,
additional deep traps, due to doping or the existence of an interface, must
be postulated.
	 The possibility of this slight complication will be ignored
to give unity to the following discussion.
All memory characteristics of the device, steady-state, transient,
or storage characteristics, are dependent on the relative relationships of
the two conductance laws j l (Ed and j
	
(E ).	 The high field characteristics
determine the write-in speed,
	 the relative magnitudesof j l
	and j 2 , and the
amount of charge stored, while the low field characteristics determine the
rate of charge decay.
	 In order to obtain the observed write-in time of about
a microsecond and a charge decay time of the order of a few months, the
.urrent density range must extend over thirteen orders of magnitude for
applied fields ranging from 5 x 106 	to 5 x 106 .	 This will be illustrated
in the following examples.
	 As an aid, idealized plots of currents j l
	and
j 2
 have been drawn as a function of field in Fig. 17.
	 In order to ease the
discussion,	 it is assumed that xi = 0 and 61 = E 2'	 so that,	 from Eq.	 (C7),
El f = Vappl /xo	 Eappl , pnd from Eq.	 (C6), El f =
	 (Vappl 
- VFBf )/xo	 Eappl - EFBf'
At the instant when Ea PP1 appears across region 1, a large current j 
	 flows
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until the accumulating charge density at the interface between region 1 and
2 has built up an opposing field 
EFB, 
When j l = j 2 , no further change in
field occurs. When the switching field E appl is removed. only the field EFB
due to the interface charge remains, and it starts to decay (assuming con-
duction mode decay) at a rate given by the current at that field.
Assuming that x  = 1000 A, we can calculate all pertinent character-
istics, since Vi = Ei X 10-1 . A plot of Vappl vs VFB is derived by finding
the value of j 2 at Eappl and then; finding the field Elf
	 E 
min (see Eq.(C8))
at the same current density on the j1 curve. The difference between Eappl
and 
Emin 
is EFB . The specific values indicated in Fig. 17 are V appl = 50 V,
V
min = 40 V; VFB is therefore 10 V. Conduction current equality exists at a
current level of 10-7
 A/cm2.
An estimate of the switching time can be obtained by utilizing
a simplified form of Eq. (D5). It is obtained by setting j 2 = 0 and other-
wise utilizing e2 = e l and xi = 0 (which makes AE  = 0). Then,
At = e1 AE1 /j l 
= e1EFB
/j1.
Using e1 = 3.5 x 10- 23 and j, at Eappl = 1 A/cm2 , we find at for write-in
is 0.4 x 10- 6 see.
For the decay time, we can use the same expression except that
AE  is now AEFB , which we will assume to be 5 X 106 V/cm and j, at E
FB -
1/2pE
FB
 _ 10' 14 A/';m2 . The decay tinQ At for loss of one-half the flatband
voltage is calcula`ed from this to be 1.8 X 107 sec, or about seven months.
It should be pointed out that the j vs E relationships in Fig. 17
were drawn to illustrate the theory. Both curves have not yet been fully
established by experiment, although the data in exi$tence indicate that the1
1 whole range of current levels shown is in error by probably less than two
orders of magnitude.	
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This exercise shows clearly that all steady-state and transient
charge build-up relationships can be derived from a knowledge of the j vs E
relationships in both regions of the insulator. It is quite sufficient that
this knowledge is only empirical, although theoretical relationships will
4
naturally be of interest.
The behavior of the device characteristics as a function of
temperature can also be predicted on the basis of j vs E curves taken at
the appropriate temperatures. The low field j vs E curves represent at
least the upper boundary of the decay of the stored charge. Experiments
will decide this question.
IV.	 FUTURE WORK
In the previous section it was established that all device
characteristics should be predictable from j vs E plots of properly
constructed MI
a 
1 1 S capacitors.	 Only the dependence of the charge decay
rate on these plots is at this moment not established. The work in the
next two months will be concentrated on proving out all aspects of this
theory.	 This will be accomplished by constructing MI 1 S and MI 2 S capacitors,
finding their j	 vs E plots, and then forming an MI 2 I 1 S capacitor and measuring
its E	 =	 functionj 2 conditions as a	 of appliedFB	 1and j Ideally,voltage.	 the
j l vs E1
 and j2 vs E2 plots determined with the MII S capacitor will agreeT	
2
exactly with those measured separately in MI 1 S and MI 2 S capacitors.
The next step will be a detailed investigation of the charge decay
mechanism using the same approach of MI S, MI S and MI1S
	
1
I S capacitor con-
2
struction.	 These studies will be repeated at several temperatures. After
this, a program will be put into effect to optimize switching sensitivity,
write-in speed, and charge storage by controlled modifications of the
material properties in regions 1 and 2.
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NEW TECHNOLOGY APPENDIX
After a diligent review of the work performed under this con-
tract, no new innovation,discovery, improvement or invention was made.
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